Generic Interfaces

Generic Interfaces

The implementation of SDR / DDR interfaces can be a laborious process, since several different components such as delay lines, PLLs, or synchronization stages must be correctly connected to each other. To simplify and speed up implementation, Lattice Semiconductor offers a special module generator. The Lattice Semiconductor Generic Double Data Rate Input/Output (GDDR I/O) Module is designed to be used in a wide range of applications in which high-speed data transfer is required. The design is implemented in Verilog HDL. It can be targeted to CrossLink™-NX and Certus™-NX FPGA devices and implemented using the Lattice Radiant® Software Place and Route tool integrated with the Synplify Pro® synthesis tool.

Choose your training now and get full information


Type Of Training:
Execution of Training:
0,00  + tax
No date provided yet
1 hour
Participant Documents Provided:
Course Objectives:

Invest in the future and start your FPGA journey with us!

We provide you with the knowledge you need and are committed to innovation. We have the most important solutions and provide you with all the tools you need in this constantly evolving and future-oriented industry.



On this website we use first or third-party tools that store small files (cookie) on your device. Cookies are normally used to allow the site to run properly (technical cookies), to generate navigation usage reports (statistics cookies) and to suitable advertise our services/products (profiling cookies). We can directly use technical cookies, but you have the right to choose whether or not to enable statistical and profiling cookies. Enabling these cookies, you help us to offer you a better experience.