FPGA Designs usually require the proper and complete specification of timing requirements.
Timing constraints may be used to influence and guide the placement of design elements, and signal routes between placed elements in order to meet design performance requirements. The two general types of timing constraints are global and path-specific. Global timing constraints cover all paths within the logic design. Path-specific constraints cover specific paths.