
Webinar Crosslink NX

Emerging applications ranging from AI for IoT, embedded vision, hardware security, 5G communications, and industrial/automotive automation are redefining hardware requirements for developers designing products that operate at the network Edge.

To support these applications, Edge devices need hardware options that offer:

- Low power consumption
- High performance
- High reliability
- Small form factor

CrossLink™-NX family of low-power FPGAs can be used in a wide range of applications, and are optimized for bridging and processing needs in Embedded Vision applications – supporting a variety of high bandwidth sensor and display interfaces, video processing and machine learning inferencing. It is built on Lattice Nexus FPGA platform, using low-power 28 nm FD-SOI technology. It combines the flexibility of an FPGA with the low power and high reliability (due to extremely low SER) of FD-SOI technology. This webinar introduces the user in the way, how building blocks of the CrossLink NX Series work and how they can be used most effectively.

The emphasis of this webinar is put on the thorough discussion of the common architectural building blocks. After an overview, explanations are given to the functional blocks such as e.g. PFU Blocks I/O Buffer for system- or source synchronous data transmission in single or double data rate mode, DSP etc.

Webinar Objectives:

- Introduction to the functionality of the PFU construction of the CrossLink NX series FPGAs
 - Specify the PFU resources and the available configurations for the CrossLink NX series FPGAs
 - Define the RAM, FIFO, and DSP resources available for the CrossLink NX series FPGAs
 - Identify the PLL, and clock routing resources included with these families
 - Identify the hard resources available for implementing high-performance DDR3 physical layer interfaces
 - Introduction to the additional dedicated hardware for all the CrossLink NX series members
-

Agenda

PFU Blocks

- Slice
- Modes of Operation
 - Logic Mode
 - Ripple Mode
 - RAM Mode
 - ROM Mode

Routing

- Clocking Structure
- Global PLL
- Clock Distribution Network
- Primary Clocks & Edge Clock
- Clock Divider
- Clock Center Multiplexor Blocks
- Dynamic Clock Select & Dynamic Clock Control
- DDRDLL

sysMEM Memory

- sysMEM Memory Block
- Bus Size Matching
- RAM Initialization and ROM Operation
- Memory Cascading
- Single, Dual and Pseudo-Dual Port Modes

Large RAM

sysDSP

- sysDSP Approach Compared to General DSP
- sysDSP Architecture Features

ALUREG

Programmable I/O (PIO)

sysI/O Buffer

- Supported sysI/O Standards
- sysI/O Banking Scheme

Analog Interface

- Analog to Digital Converters
- Continuous Time Comparators

Demos

- The theoretical content is supplemented by demos

Applicable Technologies

- Lattice Semiconductor CrossLink NX Series FPGAs

Software / Hardware used

- Lattice Semiconductor Radiant Design Software,
- Lattice Semiconductor CrossLink-NX Evaluation Board

Prerequisites

- Basic Knowledge in digital circuit design is welcome.

Format and Duration

- Webinar, 45 min. presentation and 15 min. Q&A

Participant Documents provided

- Presentation
-